

LQD400-DR4

QSFP-DD 400Gb/s DR4 500m DDM Transceiver

PRODUCT FEATURES

- Supports 400GBASE-DR4
- Lane bit rate 106.25 Gb/s with PAM4
- Up to 500m transmission on SMF
- 1310nm laser and PIN receiver
- 8x53.125Gb/s with PAM4 electrical interface (400GAUI-8)
- I2C interface with integrated Digital Diagnostic monitoring
- QSFP-DD MSA package with MPO connector
- Single +3.3V power supply
- Maximum power consumption 12 W
- Operating case temperature: 0 to +70 °C
- Compliant to QSFP-DD CMIS standard
- Compliant to 802.3bs & QSFP-DD MSA HW standard
- Complies with EU Directive 2015/863/EU

APPLICATIONS

- 400GBASE-DR4
- 400G Ethernet
- Data center / Cloud application

Ordering information

Part No.	Data Rate	Laser	Fiber Type	Distance	Optical Interface	Temp	DDMI
LQP400-DR4	400Gbps	1310nm	SMF	500m	MPO	0~70C	Y

I. Absolute Maximum Ratings

Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
Storage Temperature	T _s	-40	-	+85	°C	
Supply Voltage	V _{cc}	-0.5	-	+4.0	V	
Operating Relative Humidity	RH	-	-	+85	%	

II. Recommended Operating Conditions

Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
Operating Case Temperature	T _c	0	-	+70	°C	
Power Supply Voltage	V _{cc}	3.13	3.3	3.47	V	
Power Supply Current	I _{cc}	-	-	3.45	A	
Maximum Power Dissipation	P _D	-	-	12	W	
Aggregate Bit Rate	BR _{AVE}	-	425	-	Gb/s	With PAM4
Lane Bit Rate	BR _{LANE}	-	106.25	-	Gb/s	With PAM4
Transmission Distance	TD	2	-	500	m	Over SMF

III. Optical Characteristics

Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
Transmitter						
Center Wavelength	λ ₀	1304.5	1310	1317.5	nm	
Total Launch Power	P _{ALL}	-	-	10	dBm	1
Average Launch Power per Lane	P _{TX_LANE}	-2.9	-	4	dBm	1
OMA per Lane	OMA	-0.8	-	4.2	dBm	
Launch power in OMA minus TDECQ, per lane	OMA - TDECQ	-2.2	-	-	dBm	
Transmitter and dispersion eye closure for PAM4 (TDECQ), per lane	TDECQ	-	-	3.4	dB	
Average Output Power (Laser Turn off)	P _{OUT-OFF}	-	-	-15	dBm	
Side Mode Suppression Ratio	SMSR	30	-	-	dB	
Extinction Ratio	ER	3.5	-	-	dB	
Transmitter reflectance	T _{Ref}	-	-	-26	dB	
Receiver						
Center Wavelength	λ ₀	1304.5	1310	1317.5	nm	
Damage threshold, per lane	P _{damage}	5	-	-		2
Average Rx Power per Lane	P _{RX_LANE}	-5.9	-	4	dBm	3

OMA Sensitivity per Lane	P_{OMA_LANE}	-	-	4.2	dBm	
Difference in receive power between any two lanes (OMA)	$P_{RX_DELTA_LANE}$	-	-	5	dB	
Receiver sensitivity (OMA), per lane	SEN_{OMA}	-	-	-4.4	dBm	4
Stressed receiver sensitivity (OMA), per lane	SRS_{OMA}	-	-	-1.9	dBm	5
Reflectance	R_{Ref}	-	-	-26	dB	
Stressed eye closure for PAM4 (SECQ), lane under test	SECQ	-	-	3.4	dB	
OMA of each aggressor lane		-	-	4.2	dBm	

Notes:

1. The optical power is launched into SMF.
2. The receiver shall be able to tolerate, without damage, continuous exposure to an optical input signal having this average power level. The receiver does not have to operate correctly at this input power.
3. Average receive power, each lane (min) is informative and not the principal indicator of signal strength.
4. Receiver sensitivity (OMAouter), each lane (max) is informative and is defined for a transmitter with SECQ of 0.9 dB
5. Measured with conformance test signal at TP3 using the test pattern PRBS31Q or scrambled idle for stressed receiver sensitivity for the BER= 2.4x10⁻⁴.

IV. Electrical Characteristics

High-Speed Signal: Compliant to 400GAUI-8 (IEEE 802.3bs)

Low-Speed Signal: Compliant to QSFP-8679.


Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
Transmitter (Module Input)						
Differential Data Input Amplitude	$V_{IN,P-P}$	900	-	-	mVpp	
Differential Termination Mismatch		-	-	10	%	
ModSelL/ResetL	V_{IL}	-0.3	-	0.8	V	
	V_{IH}	2.0	-	$V_{CC}+0.3$	V	
Receiver (Module Output)						
Differential Data Output Amplitude	$V_{OUT,P-P}$	200	-	900	mVpp	
Differential Termination Mismatch (1MHZ)		-	-	10	%	
ModPrsL	V_{OL}	0	-	0.4	V	
IntL	V_{OL}	-	-	0.4	V	
	V_{OH}	$V_{CC}-0.5$	-	$V_{CC}+0.3$	V	

V. Digital Diagnostics

Parameter	Range	Accuracy	Unit	Calibration
Temperature	0 to 70	±3	°C	Internal
Voltage	0 to V_{CC}	0.1	V	Internal
Tx Bias Current per lane	0 to 100	10%	mA	Internal

Tx Output Power per lane	3.3 to 3.5	±3	dBm	Internal
Rx Power per lane	-7.3 to 3.5	±3	dBm	Internal

VI. Pin Diagram



VII. Pin Descriptions

PIN	Logic	Symbol	Description	Plug Seq.	Notes
1		GND	Ground	1B	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	
3	CML-I	Tx2p	Transmitter Non-Inverted Data output	3B	


4		GND	Ground	1B	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	
6	CML-I	Tx4p	Transmitter Non-Inverted Data output	3B	
7		GND	Ground	1B	1
8	LVTTTL-I	ModSelL	Module Select	3B	
9	LVTTTL-I	ResetL	Module Reset	3B	
10		VccRx	+ 3.3V Power Supply Receiver	2B	2
11	LVCNOS-I/O	SCL	2-Wire Serial Interface Clock	3B	
12	LVCNOS-I/O	SDA	2-Wire Serial Interface Data	3B	
13		GND	Ground	1B	
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3B	
15	CML-O	Rx3n	Receiver Inverted Data Output	3B	
16		GND	Ground	1B	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3B	
18	CML-O	Rx1n	Receiver Inverted Data Output	3B	
19		GND	Ground	1B	1
20		GND	Ground	1B	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3B	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3B	
23		GND	Ground	1B	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3B	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3B	
26		GND	Ground	1B	1
27	LVTTTL-O	ModPrsL	Module Present	3B	
28	LVTTTL-O	IntL/RX_LOS	Interrupt/RX_LOS	3B	
29		VccTx	+3.3 V Power Supply transmitter	2B	2
30		Vcc1	+3.3 V Power Supply	2B	2
31	LVTTTL-I	LPMode/Tx_DIS	Low Power Mode/Tx Disable	3B	
32		GND	Ground	1B	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3B	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
35		GND	Ground	1B	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3B	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3B	
38		GND	Ground	1B	1
39		GND	Ground	1A	
40	CML-I	Tx6n	Transmitter Inverted Data Input	3A	
41	CML-I	Tx6p	Transmitter Non-Inverted Data Input	3A	
42		GND	Ground	1A	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	3A	
44	CML-I	Tx8p	Transmitter Non-Inverted Data Input	3A	
45		GND	Ground	1A	1
46		Reserved	For future use	3A	3

47		VS1	Module Vendor Specific 1	3A	3
48		VccRx1	3.3V Power Supply	2A	2
49		VS2	Module Vendor Specific 2	3A	3
50		VS3	Module Vendor Specific 3	3A	3
51		GND	Ground	1A	1
52	CML-O	Rx7p	Receiver Non-Inverted Data Output	3A	
53	CML-O	Rx7n	Receiver Inverted Data Output	3A	
54		GND	Ground	1A	1
55	CML-O	Rx5p	Receiver Non-Inverted Data Output	3A	
56	CML-O	Rx5n	Receiver Inverted Data Output	3A	
57		GND	Ground	1A	1
58		GND	Ground	1A	1
59	CML-O	Rx6n	Receiver Inverted Data Output	3A	
60	CML-O	Rx6p	Receiver Non-Inverted Data Output	3A	
61		GND	Ground	1A	1
62	CML-O	Rx8n	Receiver Inverted Data Output	3A	
63	CML-O	Rx8p	Receiver Non-Inverted Data Output	3A	
64		GND	Ground	1A	1
65		NC	No Connect	3A	3
66		Reserved	For future use	3A	3
67		VccTx1	3.3V Power Supply	2A	2
68		Vcc2	3.3V Power Supply	2A	2
69		Reserved	For future use	3A	3
70		GND	Ground	1A	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A	
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A	
73		GND	Ground	1A	1
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input	3A	
75	CML-I	Tx5n	Transmitter Inverted Data Input	3A	
76		GND	Ground	1A	1

Notes:

1. QSFP-DD uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.
2. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 shall be applied concurrently. Requirements defined for the host side of the Host Card Edge Connector are listed in Table 6, as per QSFP-DD Hardware Specification V4.0. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 may be internally connected within the module in any combination. The connector Vcc pins are each rated for a maximum current of 1000 mA.
3. All Vendor Specific, Reserved and No Connect pins may be terminated with 50 ohms to ground on the host. Pin65 (No Connect) shall be left unconnected within the module. Vendor specific and Reserved Pins shall have an impedance to GND that is greater than 10 kOhms and less than 100 pF.
4. Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for pad locations) Contact sequence A will make, then break contact with additional QSFP-DD pads. Sequence 1A, 1B will then occur simultaneously, followed by 2A, 2B, followed by 3A,3B.

VIII.Mechanical Specifications(Unit: mm)



Revision History

Version No.	Date	Description
1.0	June 16, 2021	Preliminary datasheet

Contact:

Add: Building 7, Mobile Terminal Industrial Park, East Lake Comprehensive Bonded Zone, 777 Optics Valley 3 Road, East Lake New Technology Development Zone, Wuhan, China

Tel: (+86) 86-27-88870005

Postal: 430205

E-mail:sales@lightrend.com

<http://www.lightrend.com>